{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Event counters for memory operations", "item": "https://www.patentleaderboard.com/patent/10950308"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Event counters for memory operations

Event counters for memory operations

US Patent 10950308 · Granted Mar 16, 2021

Estimated economic value: $22,312,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory failure prediction and mitigation2025
Interleaved Reed-Solomon (IRS) with collaborative decoding2025
Counter-based sense amplifier method for memory cells2025
Counter-based methods and systems for accessing memory cells2025
Decoder for burst correction read Solomon decoding for memory applications2025
Variable-length locked-raid for CXL devices with compression2025
Low cost high performance LRAID2025
Threshold compensated detector for memory sense2025
Decoder for interleaved Reed-Solomon (IRS) with erasure/collaborative2025
Address scrambling by linear maps in Galois fields2025
Memory bank protection2025
Storing one data value by programming a first memory cell and a second memory ce2025