Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data flow graph optimization techniques for RTL loops with conditional-exit statements

Data flow graph optimization techniques for RTL loops with conditional-exit statements

US Patent 10943042 · Granted Mar 9, 2021

Estimated economic value: $44,926,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Synthesis flow for data processing engine array applications relying on hardware2023
Synthesis flow for data processing engine array applications relying on hardware2023
Compaction of multiplier and adder circuits2023
Data flow graph refinement using range set information for improved synthesis2023
Data flow graph refinement using range set information for improved synthesis2023
Visualization of data buses in circuit designs2023
Optimization-aware incremental synthesis2020
Folding multiply-and-accumulate logic2020
Incremental synthesis for changes to a circuit design2020
Incremental synthesis for changes to a circuit design2020
Modifying data flow graphs using range information2020
Modifying data flow graphs using range information2020