Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for identifying integrated circuit failures caused by asynchronous clock-domain crossings in the presence of multiple modes

Methods for identifying integrated circuit failures caused by asynchronous clock-domain crossings in the presence of multiple modes

US Patent 10935595 · Granted Mar 2, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic assignment of locations to mobile units via a back-end application com2025
Automatic assignment of locations to mobile units via a back-end application com2022
Methods for identifying integrated circuit failures caused by reset-domain inter2021
Methods for identifying integrated circuit failures caused by reset-domain inter2021
Methods and systems for efficient identification of glitch failures in integrate2020
Hierarchical functional verification2005
Method and apparatus for characterizing information about design attributes2004
Intent-driven functional verification of digital designs2003
Determining dependency relationships among design verification checks2003
Automatic formulation of design verification checks based upon a language repres2003
Modeling and verifying the intended flow of logical signals in a hardware design2002
Method and apparatus for a testable high frequency synchronizer1999