{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Peak current management in a memory array", "item": "https://www.patentleaderboard.com/patent/10923199"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Peak current management in a memory array

Peak current management in a memory array

US Patent 10923199 · Granted Feb 16, 2021

Estimated economic value: $25,890,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge loss compensation during read operations in a memory device2025
Digital verify failbit count (VFC) circuit2025
System and method of performing a read operation2025
Low power management for sleep mode operation of a memory device2025
Methods for programming a memory device, memory devices, and memory systems2025
Memory devices with controlled wordline ramp rates, and associated systems and m2025
Memory device, programming method of memory device, and memory system2025
Memory device, memory system, and operation method thereof2025
Method for reading memory, a memory, a memory system, and electronic device2025
Memory device and operation thereof2025
Independent plane architecture in a memory device2025
Memory device including page buffer, memory system including page buffer, and op2025