Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor layered device with data bus inversion

Semiconductor layered device with data bus inversion

US Patent 10922262 · Granted Feb 16, 2021

Estimated economic value: $25,890,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses, systems, and methods for counter-based read clock in stacked memory2024
Apparatuses, systems, and methods for read clock timing alignment in stacked mem2023
Semiconductor device with first-in-first-out circuit2023
Semiconductor device with first-in-first-out circuit2023
Methods and apparatuses for aligning read data in a stacked semiconductor device2023
Apparatuses and methods for semiconductor devices including clock signal lines2022
Memory core chip having TSVs2022
Methods and apparatuses for aligning read data in a stacked semiconductor device2021
Semiconductor device with first-in-first-out circuit2021
Semiconductor device with first-in-first-out circuit2021
High bandwidth memory having plural channels2021
Memory device with write data bus control2021