Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flash memory structure with reduced dimension of gate structure and methods of forming thereof

Flash memory structure with reduced dimension of gate structure and methods of forming thereof

US Patent 10868028 · Granted Dec 15, 2020

Estimated economic value: $3,031,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metal-clad laminate2025
High aspect ratio bosch deep etch2025
High aspect ratio bosch deep etch2025
Semiconductor device and method for fabricating the same2025
Double-sided stacked DTC structure2025
Bond pad structure coupled to multiple interconnect conductive\ structures throu2025
Bottom electrode via and conductive barrier design to eliminate electrical short2025
Split gate memory device and method of fabricating the same2025
Memory devices and method of fabricating same2025
Semiconductor structure including source/drain regions at different levels withi2025
Memory device having via landing protection2025
Semiconductor memory device and method for fabricating the same2025