Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses and methods for latching redundancy repair addresses at a memory

Apparatuses and methods for latching redundancy repair addresses at a memory

US Patent 10867692 · Granted Dec 15, 2020

Estimated economic value: $26,973,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for enhanced metadata support2025
Apparatuses and methods for enhanced metadata support2025
Metadata communication by a memory device2025
Signal timing for a memory device with a die having multiple pseudo channels per2025
Apparatuses, systems, and methods for managing metadata storage at a memory2025
Output timing for channel loopback of a memory device2025
Apparatuses and methods for single-pass access of ECC information, metadata info2025
Apparatuses and methods for configurable ECC modes2025
Access line contacts for an access line in a memory device2025
Apparatuses and methods for variable input ECC circuits2025
Apparatuses, systems, and methods for storing error information and providing re2025
Apparatuses and methods for dynamically allocated aggressor detection2025