{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Hardware node having a mixed-signal matrix vector unit", "item": "https://www.patentleaderboard.com/patent/10860924"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware node having a mixed-signal matrix vector unit

Hardware node having a mixed-signal matrix vector unit

US Patent 10860924 · Granted Dec 8, 2020

Estimated economic value: $111,297,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reducing operations for training neural networks2025
Neural network processing with chained instructions2025
Data-aware model pruning for neural networks2025
System for training an artificial neural network2025
Implicit program order2024
Analog MAC aware DNN improvement2024
Hierarchical and shared exponent floating point data types2024
Reach matrix scheduler circuit for scheduling instructions to be executed in a p2023
Instruction block allocation2023
Coupling wide memory interface to wide write back paths2023
Generation and use of memory access instruction order encodings2023
Training neural network accelerators using mixed precision data formats2023