Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power saving techniques for memory systems by consolidating data in data lanes of a memory bus

Power saving techniques for memory systems by consolidating data in data lanes of a memory bus

US Patent 10852809 · Granted Dec 1, 2020

Estimated economic value: $25,286,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible metadata regions for a memory device2025
Hybrid memory system with increased bandwidth2025
Reducing latency in pseudo channel based memory systems2025
Self-characterizing, evaluating, and adaptive high performance memory controller2025
System and memory with configurable metadata portion2025
System and memory with configurable metadata portion2025
Metadata registers for a memory device2024
Metadata registers for a memory device2024
Multiple-core memory controller2024
Hybrid memory system with increased bandwidth2024
Memory system with adaptive refresh2024
Flexible dual ranks memory system to boost performance2024