Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interactive compilation of software to a hardware language to satisfy formal verification constraints

Interactive compilation of software to a hardware language to satisfy formal verification constraints

US Patent 10839124 · Granted Nov 17, 2020

Estimated economic value: $333,504,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable system counter based on a hardware clock frequency2025
Josephson parametric coupler2025
Detecting hardware errors2025
Extending cover properties in formal verification to generate failure traces tha2025
Josephson parametric devices having same-frequency ports2025
Link down resilience2025
Executing instruction sequences generated from software interactions as part of 2025
Josephson junctions with reduced stray inductance2025
Data migration with metadata2025
Fuzzy scoreboard2024
Coherent agents for memory access2024
Coherent agents for memory access2024