Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming a multi-level interconnect structure

Method for forming a multi-level interconnect structure

US Patent 10763159 · Granted Sep 1, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Strained semiconductor monocrystalline nanostructure2025
Method for forming a buried metal line in a semiconductor substrate2025
Method for forming transistor structures2023
Method for forming transistor structures2023
3D integrated count2023
Self-aligned contacts for walled nanosheet and forksheet field effect transistor2022
Self-aligned layer patterning2022
Self-aligned contacts for nanosheet field effect transistor devices2022
3D integrated circuit2022
Standard cell device and method of forming an interconnect structure for a stand2022
Method for forming a via hole self-aligned with a metal block on a substrate2022
Semiconductor fabrication method for producing nano-scaled electrically conducti2022