Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit design/layout assistance based on sensitivities to parasitics

Circuit design/layout assistance based on sensitivities to parasitics

US Patent 10762259 · Granted Sep 1, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IR drop analysis based on sensitivity analysis and visualization2023
Virtual repeater insertion2023
Matched net and device analysis based on parasitics2023
Matched net and device analysis based on parasitics2021
Virtual repeater insertion2021
Matched net and device analysis based on parasitics2020
Reducing effects of parasitic transistors in thyristor-based memory using local 2012
Photodiode with improved charge capacity2011
Thyristor-based semiconductor memory device with back-gate bias2010
Thyristor-based semiconductor memory device with back-gate bias2009