Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Staggered word line architecture for reduced disturb in 3-dimensional NOR memory arrays

Staggered word line architecture for reduced disturb in 3-dimensional NOR memory arrays

US Patent 10741582 · Granted Aug 11, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for fabricating a 3-dimensional memory structure of nor memory strings2025
Thin film storage transistor with silicon oxide nitride charge trapping layer2025
High capacity memory circuit with low effective latency2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Three-dimensional memory string array of thin-film ferroelectric transistors for2025
Vertical thin-film transistor and application as bit-line connector for 3-dimens2025
Vertical thin-film transistor and application as bit-line connector for 3-dimens2025
Multi-gate nor flash thin-film transistor strings arranged in stacked horizontal2025
Methods for forming multilayer horizontal NOR-type thin-film memory strings2025
Methods for forming multilayer horizontal NOR-type thin-film memory strings2025
Silicon oxide nitride tunnel dielectric for a storage transistor in a 3-dimensio2025