{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Asymmetric performance multicore architecture with same instruction set architecture", "item": "https://www.patentleaderboard.com/patent/10740281"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Asymmetric performance multicore architecture with same instruction set architecture

Asymmetric performance multicore architecture with same instruction set architecture

US Patent 10740281 · Granted Aug 11, 2020

Estimated economic value: $37,011,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Graphics processing unit processing and caching improvements2025
Coordination and increased utilization of graphics processors during inference2025
Regional adjustment of render rate2025
Sharing register file usage between fused processing resources2025
Machine learning accelerator mechanism2025
Utilizing structured sparsity in systolic arrays2025
Systolic array having support for output sparsity2025
Dynamic memory reconfiguration2025
Machine learning sparse computation mechanism for arbitrary neural networks, ari2025
Prefetch status notification for memory prefetching2025
Register file for systolic array2025
Dynamic precision for neural network compute operations2025