Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller with parallel error checking and decryption

Memory controller with parallel error checking and decryption

US Patent 10733048 · Granted Aug 4, 2020

Estimated economic value: $210,977,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low latency synchronization2025
Detecting hardware errors2025
Executing instruction sequences generated from software interactions as part of 2025
Data migration with metadata2025
Coherent agents for memory access2024
Coherent agents for memory access2024
Limiting use of encryption keys in an integrated circuit device2024
Memory-side page activity recorder2024
Correcting memory data using an error code and a memory test result2024
Dynamic improvement of a communication channel2024
Re-order buffer for in-order execution of dependent write transactions2024
Emulated endpoint configuration2024