Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Region based shrinking methodology for integrated circuit layout migration

Region based shrinking methodology for integrated circuit layout migration

US Patent 10685161 · Granted Jun 16, 2020

Estimated economic value: $5,748,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Region based shrinking methodology for integrated circuit layout migration2025
Method and non-transitory computer readable medium2025
Semiconductor structure and method for manufacturing thereof2025
Directionally tunable optical reflector2025
Method for integrated circuit design2025
Methods for making semiconductor-based integrated circuits2025
Structures and process flow for integrated photonic-electric ic package by using2024
Semiconductor structure2024
Semiconductor structure and method of manufacturing a semiconductor structure2024
Directionally tunable optical reflector2024
Methods for making semiconductor-based integrated circuits2023
Semiconductor device including optical through via and method of making2023