Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory system with shared buffer architecture for multiple decoders and method of operating such memory system

Memory system with shared buffer architecture for multiple decoders and method of operating such memory system

US Patent 10671323 · Granted Jun 2, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory system with hybrid decoding scheme and method of operating such memory sy2021
LDPC decoding device, memory system including the same and method thereof2021
Min-sum decoding for LDPC codes2020
Data dependency mitigation in parallel decoders for flash storage2019
Memory system with on-the-fly error detection and termination and operating meth2019
System and method for parallel decoding of codewords sharing common data2019
Efficient data path architecture for flash devices configured to perform multi-p2019
Low-complexity LDPC encoder2019
Efficient LDPC encoder for irregular code2019
Accelerated data copyback2019
Early selection decoding and automatic tuning2019
Techniques for low complexity soft decoder for turbo product codes2019