Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient data path architecture for flash devices configured to perform multi-pass programming

Efficient data path architecture for flash devices configured to perform multi-pass programming

US Patent 10389380 · Granted Aug 20, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pipeline including separate hardware data paths for different instruction types2022
Memory system with shared buffer architecture for multiple decoders and method o2020
Pipeline including separate hardware data paths for different instruction types2020
Data dependency mitigation in parallel decoders for flash storage2019
System and method for parallel decoding of codewords sharing common data2019
Efficient LDPC encoder for irregular code2019
Efficient LDPC encoder for irregular code2019
Accelerated data copyback2019
Early selection decoding and automatic tuning2019
Techniques for low complexity soft decoder for turbo product codes2019
Code reconstruction scheme for multiple code rate TPC decoder2019
Efficient encoder based on modified RU algorithm2018