Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for compacting X-pessimism fixes for gate-level logic simulation

System and method for compacting X-pessimism fixes for gate-level logic simulation

US Patent 10666255 · Granted May 26, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for accurate X handling using logic and symbolic cosimulation2022
System and method for fixing unknowns when simulating nested clock gaters2022
System and method for accelerating real X detection in gate-level logic simulati2020
System and method for accelerating timing-accurate gate-level logic simulation2020
System and method for accelerating timing-accurate gate-level logic simulation2020
System and method for localized logic simulation replay using emulated values2020
Systems and methods for fixing X-pessimism from uninitialized latches in gate-le2020
Systems and methods for fixing X-pessimism from uninitialized latches in gate-le2020
Systems and methods for tracing and fixing unknowns in gate-level simulation2015
Systems and methods for partial retention synthesis2015
System and method for correcting gate-level simulation accuracy when unknowns ex2013
Automatic error diagnosis and correction for RTL designs2013