| 11321507 |
System and method for accurate X handling using logic and symbolic cosimulation |
— |
2022-05-03 |
| 11263376 |
System and method for fixing unknowns when simulating nested clock gaters |
— |
2022-03-01 |
| 10852354 |
System and method for accelerating real X detection in gate-level logic simulation |
— |
2020-12-01 |
| 10794954 |
System and method for accelerating timing-accurate gate-level logic simulation |
Hong-zu Chou, Yueh-Shiuan Tsai |
2020-10-06 |
| 10740521 |
System and method for localized logic simulation replay using emulated values |
Christopher S. Browy |
2020-08-11 |
| 10726180 |
Systems and methods for fixing X-pessimism from uninitialized latches in gate-level simulation |
Andrew Christopher Stein, Hong-zu Chou, Christopher S. Browy, Chi-Lai Huang |
2020-07-28 |
| 10666255 |
System and method for compacting X-pessimism fixes for gate-level logic simulation |
Hong-zu Chou |
2020-05-26 |
| 9058452 |
Systems and methods for tracing and fixing unknowns in gate-level simulation |
Yen Ting Liu, Christopher S. Browy, Chi-Lai Huang |
2015-06-16 |
| 8938705 |
Systems and methods for partial retention synthesis |
Yen Ting Liu, Christopher S. Browy, Chi-Lai Huang |
2015-01-20 |
| 8402405 |
System and method for correcting gate-level simulation accuracy when unknowns exist |
Yen Ting Liu, Christopher S. Browy, Chilai Huang |
2013-03-19 |
| 8365110 |
Automatic error diagnosis and correction for RTL designs |
Ilya Wagner, Igor Markov, Valeria Bertacco |
2013-01-29 |
