Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power semiconductor device integrated with ESD protection circuit under source pad, drain pad, and/or gate pad

Power semiconductor device integrated with ESD protection circuit under source pad, drain pad, and/or gate pad

US Patent 10665709 · Granted May 26, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device including source pad region and drain pad region configured2024
Semiconductor device having reduced capacitance between source and drain pads2023
Heterojunction semiconductor device for reducing parasitic capacitance2021
Semiconductor device having reduced capacitance between source and drain pads2021
Heterojunction semiconductor device for reducing parasitic capacitance2020
Heterojunction semiconductor device for reducing parasitic capacitance2019
Transistor with a gate metal layer having varying width2019
Heterojunction semiconductor device for reducing parasitic capacitance2019
Heterojunction semiconductor device for reducing parasitic capacitance2018
Semiconductor device2018
Switching circuit and current compensating method therein2017
Heterojunction semiconductor device for reducing parasitic capacitance2016