Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Route generation and buffer placement for disjointed power domains in an integrated circuit

Route generation and buffer placement for disjointed power domains in an integrated circuit

US Patent 10657302 · Granted May 19, 2020

Estimated economic value: $147,544,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, systems, and computer program product for parallelizing tasks in proces2013
Methods, systems, and computer program product for parallelizing tasks in proces2012
Method and system for creating a useful skew for an electronic circuit2010
Method and system for generic inference of sequential elements2006
Cone slack allocator for computing time budgets2004
Method and system for floorplanning a circuit design at a high level of abstract2001
Computer aided design system and method using hierarchical and flat netlist circ2000
System to fix post-layout timing and design rules violations2000
Logic synthesis constraints allocation automating the concurrent engineering flo2000
Method and a system for fixing hold time violations in hierarchical designs1999
Method and a system for specifying and automatically analyzing multiple clock ti1998
Method for improving the operation of a circuit through iterative substitutions 1998