Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compiler-assisted techniques for memory use reduction in graphics pipeline

Compiler-assisted techniques for memory use reduction in graphics pipeline

US Patent 10643369 · Granted May 5, 2020

Estimated economic value: $25,055,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed geometry2025
Cache blocking for dispatches2025
Graphics primitives and positions through memory buffers2024
Stochastic optimization of surface cacheability in parallel processing units2024
Load multiple primitives per thread in a graphics pipeline2024
Combined world-space pipeline shader stages2024
Distributed geometry2023
Optimizing primitive shaders2023
Patio table with opening for outdoor gas heater2023
Reduced bandwidth tessellation factors2022
Tessellator sub-patch distribution based on group limits2022
Primitive shader2022