Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Honoring pin insertion delay during clock tree synthesis

Honoring pin insertion delay during clock tree synthesis

US Patent 10614261 · Granted Apr 7, 2020

Estimated economic value: $100,867,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wearable electronic device including wheel2025
Circuit design modification based on timing tradeoff2025
Lift assembly with handrails for a passenger vehicle2025
Wearable electronic device2025
Logic sharing maximization using non-unique matrix representation2025
Logic sharing maximization using non-unique matrix representation2025
Safety light device2025
Electronic device including detachable ornamental member2024
Safety light device2024
Driver resizing using a transition-based pin capacitance increase margin2024
Identifying redundant logic based on clock gate enable condition2023
Routing congestion based on fractional via cost and via density2023