Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configuration and testing method and system for FPGA chip using bumping process

Configuration and testing method and system for FPGA chip using bumping process

US Patent 10613145 · Granted Apr 7, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-stage wash system for vat polymerization-based 3D printed parts2025
Laser oscillation amplifier comprising semiconductor laser shaping device2025
Multi-stage wash system for vat polymerization-based 3D printed parts2025
Rotary wing-fixed wing convertible morphing aircraft2025
Automated showerhead tilt adjustment2025
Reverse time migration imaging method for cased-hole structure based on ultrason2025
Plasma viewport2025
Casing assembly and monitor2025
Liquid crystal display panel and method for manufacturing same, and display devi2025
Device for separating and recovering flat-plate catalyst powder and method for d2025
Heat exchanger fin, heat exchanger, indoor unit and air conditioner2025
Control system of air conditioner and air-conditioning device2024