Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vias and conductive routing layers in semiconductor substrates

Vias and conductive routing layers in semiconductor substrates

US Patent 10600689 · Granted Mar 24, 2020

Estimated economic value: $12,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Golf putter2025
Semiconductor interconnect structures with vertically offset bonding surfaces, a2025
Systems and methods for direct bonding in semiconductor die manufacturing2025
Monolithic conductive column in a semiconductor device and associated methods2025
Monolithic conductive cylinder in a semiconductor device and associated methods2025
Front end of line interconnect structures and associated systems and methods2025
Microelectronic devices with through-substrate interconnects and associated meth2025
Microelectronic devices with through-substrate interconnects and associated meth2025
Embedded nanoparticles for on-die thermal enhancement of hybrid bonding and asso2025
Front end of line interconnect structures and associated systems and methods2025
Piezoelectric materials for on-die thermal enhancement of hybrid bonding and ass2025
Multi-height interconnect structures and associated systems and methods2025