Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing pairs of CMOS transistors of the “fin-FET” type at low temperatures

Method for manufacturing pairs of CMOS transistors of the “fin-FET” type at low temperatures

US Patent 10586740 · Granted Mar 10, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for obtaining a nitride layer2025
Three-dimensional microelectronic circuit with optimised distribution of its dig2024
Bench for mechanical characterisation of thin objects2024
Bench for mechanically characterising thin objects with increased reliability2024
Image sensor formed in sequential 3D technology2024
Method of manufacturing an optoelectronic device comprising a plurality of diode2023
Method of manufacturing an optoelectronic device comprising a plurality of diode2023
3D circuit provided with mesa isolation for the ground plane zone2021
Production of a 3D circuit with upper level transistor provided with a gate diel2021
3D circuit transistors with flipped gate2020
Transistor with controlled overlap of access regions2020
Method of manufacturing a dopant transistor located vertically on the gate2019