Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of providing source and drain doping for CMOS architecture including FinFET and semiconductor devices so formed

Method of providing source and drain doping for CMOS architecture including FinFET and semiconductor devices so formed

US Patent 10586738 · Granted Mar 10, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Augmented reality devices for patients with retinitis pigmentosa and macular deg2025
High-density neuromorphic computing element2025
High-density neuromorphic computing element2025
Monolithic multi-bit weight cell for neuromorphic computing2025
Integrated circuit with buried power rail and methods of manufacturing the same2025
Integrated circuit with buried power rail and methods of manufacturing the same2025
Semiconductor cell blocks having non-integer multiple of cell heights2024
Semiconductor cell blocks having non-integer multiple of cell heights2024
High-density neuromorphic computing element2024
High-density neuromorphic computing element2024
Method of enabling sparse neural networks on memresistive accelerators2023
Method of forming multiple-Vt FETS for CMOS circuit applications2023