Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing coupling between word lines and control gate lines in a flash memory system

Method and apparatus for reducing coupling between word lines and control gate lines in a flash memory system

US Patent 10586595 · Granted Mar 10, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hierarchical ROM encoder system for performing address fault detection in a memo2023
Wear leveling in EEPROM emulator formed of flash memory cells2023
Wear leveling in EEPROM emulator formed of flash memory cells2022
Non-volatile memory device with stored index information2021
Low voltage level shifter for integrated circuit2021
Level shifter for integrated circuit2020
Ocean depth automatic compensation type full-ocean-depth hydraulic control water2020
Sense amplifier for a flash memory system2020
Low power sense amplifier for a flash memory system2019
Low power sense amplifier for a flash memory system2019
Sense amplifier with bit line pre-charge circuit for reading flash memory cells 2019
System and method for programming split-gate, non-volatile memory cells2018