Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wear leveling in EEPROM emulator formed of flash memory cells

Wear leveling in EEPROM emulator formed of flash memory cells

US Patent 11626176 · Granted Apr 11, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Output array neuron conversion and calibration for analog neural memory in deep 2025
Neural network classifier using array of three-gate non-volatile memory cells2025
Memory device of non-volatile memory cells2025
Analog neural memory array in artificial neural network with source line pulldow2025
Deep learning neural network classifier using non-volatile memory array2025
Neural network classifier using array of three-gate non-volatile memory cells2025
Neural network classifier using array of three-gate non-volatile memory cells2025
Testing of analog neural memory cells in an artificial neural network2025
Output circuit2025
Input function circuit block and output neuron circuit block coupled to a vector2025
Setting levels for a programming operation in a neural network array2024
Output circuitry for non-volatile memory array in neural network2024