Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned, dual-gate LDMOS transistors and associated methods

Self-aligned, dual-gate LDMOS transistors and associated methods

US Patent 10573744 · Granted Feb 25, 2020

Estimated economic value: $80,061,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Negative voltage generator2025
Current sensing by using aging sense transistor2025
Transistor structure using multiple two-dimensional channels2025
Techniques to engineer nanoscale patterned features using ions2024
LDMOS transistors with breakdown voltage clamps2023
LDMOS transistors including vertical gates with multiple dielectric sections, an2023
LDMOS transistors including vertical gates with multiple dielectric sections, an2023
LDMOS transistors including vertical gates with multiple dielectric sections, an2023
LDMOS transistors including vertical gates with multiple dielectric sections, an2023
LDMOS transistors including vertical gates with multiple dielectric sections, an2023
Multi-transistor device including first and second LDMOS transistors having resp2023
Multi-transistor device including first and second LDMOS transistors having resp2023