Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device, method and system for providing a delayed clock signal to a circuit for latching data

Device, method and system for providing a delayed clock signal to a circuit for latching data

US Patent 10573272 · Granted Feb 25, 2020

Estimated economic value: $18,813,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for command bus training to a memory device2025
Techniques for duty cycle correction2025
Fast self-refresh exit power state2025
Apparatus and method to increase effective capacitance with layout staples2025
Techniques for command bus training to a memory device2024
Techniques for duty cycle correction2024
Memory command that specifies one of multiple possible write data values where t2023
Techniques for command bus training to a memory device2023
Applying chip select for memory device identification and power management contr2022
Memory command that specifies one of multiple possible write data values where t2022
Power gate ramp-up control apparatus and method2021
DDR memory bus with a reduced data strobe signal preamble timespan2021