Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Placement, routing, and deadlock removal for network-on-chip using integer linear programming

Placement, routing, and deadlock removal for network-on-chip using integer linear programming

US Patent 10565346 · Granted Feb 18, 2020

Estimated economic value: $44,383,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D stacked device having improved data flow2025
Software defined device variants2025
Device group synchronization2025
Obtaining inferences to perform access requests at a non-relational database sys2025
Enhanced cross-media channel deterministic and modeled presentation frequency li2024
Random reads using multi-port memory and on-chip memory blocks2024
Time-division multiplexing (TDM) in integrated circuits for routability and runt2024
Ordering updates to secondary indexes using conditional operations2024
Offline index builds for database tables2024
Replicating changes from a database to a destination and modifying replication c2023
Invoking supported non-relational database operations to provide results consist2023
Enhanced cross-media channel deterministic and modeled presentation frequency li2023