Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit topology of memory chips with embedded function test pattern generation module connected to normal access port physical layer

Circuit topology of memory chips with embedded function test pattern generation module connected to normal access port physical layer

US Patent 10559374 · Granted Feb 11, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Antenna module2025
Communication device and host system for reducing communication interference bas2025
Curved plastic panel and method and device for processing the same2025
Blockchain-based room inventory management system and method2025
User interface for three-dimensional room modeling2024
Array antenna2024
Polymer plastic front plate and method for manufacturing the same2024
Wearable device2024
Three-dimensional antenna module2024
Three-dimensional room modeling2024
Antenna module2024
Depth hull for rendering three-dimensional models2024