Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed data transfer periods for thyristor memory cell arrays

High-speed data transfer periods for thyristor memory cell arrays

US Patent 10553269 · Granted Feb 4, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical cross-point arrays for ultra-high-density memory applications2023
3D memory array clusters and resulting memory architecture2023
Vertical cross-point arrays for ultra-high-density memory applications2022
3D memory array clusters and resulting memory architecture2021
Thyristor volatile random access memory and methods of manufacture2021
Global bit line pre-charge circuit that compensates for process, operating volta2021
Vertical cross-point arrays for ultra-high-density memory applications2020
Reduced current memory device2020
Global bit line pre-charge circuit that compensates for process, operating volta2020
Thyristor volatile random access memory and methods of manufacture2020
Thyristor volatile random access memory and methods of manufacture2020
Vertical cross-point memory arrays2020