Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing memory latency in graphics operations

Reducing memory latency in graphics operations

US Patent 10552934 · Granted Feb 4, 2020

Estimated economic value: $21,361,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-render partitioning2025
3D graphics driver to split frames into multiple command buffer submissions base2025
Adaptive resolution of point cloud and viewpoint prediction for video streaming 2025
Metal lines with low via-to-via spacing2025
Buried power rail after replacement metal gate2025
Systolic arithmetic on sparse data2025
Efficient caching of resource state for a shared function of a three-dimensional2025
Backside power rails and power distribution network for density scaling2025
Controlling coarse pixel size from a stencil buffer2025
Apparatus and method for ray tracing instruction processing and execution2025
Apparatus and method for ray tracing instruction processing and execution2025
Apparatus and method for acceleration data structure refit2025