Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated assemblies having spacers of low permittivity along digit-lines, and methods of forming integrated assemblies

Integrated assemblies having spacers of low permittivity along digit-lines, and methods of forming integrated assemblies

US Patent 10546862 · Granted Jan 28, 2020

Estimated economic value: $25,254,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory circuitry and method used in forming memory circuitry2025
Memory circuitry and method used in forming memory circuitry2023
Integrated memory with redistribution of capacitor connections, and methods of f2023
Integrated memory with redistribution of capacitor connections, and methods of f2022
Method used in forming an array of vertical transistors and method used in formi2022
Method of controlling internal address for a serial nor flash memory2022
Semiconductor contact formation2022
Methods of forming a semiconductor device2022
Integrated assemblies having dielectric regions along conductive structures, and2022
Charge pump circuit2021
Vertical two-transistor single capacitor memory cells and memory arrays2021
Epitaxial growth on semiconductor structures2021