Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Recessed and embedded die coreless package

Recessed and embedded die coreless package

US Patent 10541232 · Granted Jan 21, 2020

Estimated economic value: $31,546,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Embedded die on interposer packages2025
Localized high density substrate routing2024
Localized high density substrate routing2024
Embedded die on interposer packages2023
Localized high density substrate routing2022
Embedded semiconductive chips in reconstituted wafers, and systems containing sa2022
Packaged semiconductor die with bumpless die-package interface for bumpless buil2021
Embedded die on interposer packages2021
Localized high density substrate routing2020
Embedded semiconductive chips in reconstituted wafers, and systems containing sa2020
Semiconductor package having spacer layer2020
Electro-magnetic interference (EMI) shielding techniques and configurations2020