Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of fabricating integrated circuit devices having reduced line end spaces

Methods of fabricating integrated circuit devices having reduced line end spaces

US Patent 10522396 · Granted Dec 31, 2019

Estimated economic value: $2,079,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing semiconductor structure having raised via contacts2025
Semiconductor device comprising air gaps having different configurations2023
Methods of fabricating integrated circuit devices having raised via contacts2022
Semiconductor device and manufacturing method thereof2022
Interconnect structure and method of forming the same2022
Interconnect structure and method of forming the same2022
Interconnect structure and method of forming the same2022
Semiconductor device comprising air gaps having different configurations2021
Semiconductor device and manufacturing method thereof2020
Semiconductor device and manufacturing method thereof2020
Formation method of damascene structure2020
Integrated circuit devices having raised via contacts and methods of fabricating2020