Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Placement policy

Placement policy

US Patent 10521396 · Granted Dec 31, 2019

Estimated economic value: $95,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast calibration test system and method for phased-array antenna2025
Tension-based socket gimbal for engaging device under test with thermal array2025
Carrier based high volume system level testing of devices with pop structures2025
Integrated test cell using active thermal interposer (ATI) with parallel socket 2025
Wafer scale active thermal interposer for device testing2025
Passive carrier-based device delivery for slot-based high-volume semiconductor t2025
Parallel test cell with self actuated sockets2025
Active thermal interposer device2025
Thermal array with gimbal features and enhanced thermal performance2025
Shielded socket and carrier for high-volume test of semiconductor devices2025
Multi-input multi-zone thermal control for device testing2025
Ergonomic loading for a test interface board (TIB) / burn-in-board (BIB) in a sl2024