Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Neuromorphic logic for an array of high on/off ratio non-volatile memory cells

Neuromorphic logic for an array of high on/off ratio non-volatile memory cells

US Patent 10489700 · Granted Nov 26, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Parameterized key size for CSP address table mapping in secure microcontroller w2025
Link table for characterizing multi-mode CSP parameters in a secure microcontrol2025
Cryptocurrency hardware wallet on monolithic chip with common physical counterme2025
Differential programming of two-terminal resistive switching memory with program2025
Non-stoichiometric resistive switching memory device and fabrication methods2025
Cell cycling to minimize resistive memory random number correlation2025
Cell cycling to minimize resistive memory random number correlation2025
Differential programming of two-terminal memory with intrinsic error suppression2025
Generating physical unclonable function data from a transistor of a semiconducto2024
Differential programming of two-terminal memory with program detection and multi2024
Error correction for identifier data generated from unclonable characteristics o2024
Differential programming of two-terminal resistive switching memory with intrins2024