{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory-to-memory instructions to accelerate sparse-matrix by dense-vector and sparse-vector by dense-vector multiplication", "item": "https://www.patentleaderboard.com/patent/10489063"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory-to-memory instructions to accelerate sparse-matrix by dense-vector and sparse-vector by dense-vector multiplication

Memory-to-memory instructions to accelerate sparse-matrix by dense-vector and sparse-vector by dense-vector multiplication

US Patent 10489063 · Granted Nov 26, 2019

Estimated economic value: $25,149,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning accelerator mechanism2025
Machine learning accelerator mechanism2025
Machine learning sparse computation mechanism for arbitrary neural networks, ari2025
Interruptible and restartable matrix multiplication instructions, processors, me2025
Interruptible and restartable matrix multiplication instructions, processors, me2025
Systems, methods, and apparatuses for heterogeneous computing2024
Systems, methods, and apparatuses for heterogeneous computing2024
Systems, methods, and apparatuses for heterogeneous computing2024
Apparatuses and methods for a processor architecture2024
Vector friendly instruction format and execution thereof2024
Systems, apparatuses, and methods for chained fused multiply add2024
Interruptible and restartable matrix multiplication instructions, processors, me2024