Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Techniques and configurations to reduce transistor gate short defects

US Patent 10468305 · Granted Nov 5, 2019

Estimated economic value: $22,190,000

Assignee

Inventors

View full patent text on Google Patents →