Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods, apparatus, and manufacturing system for forming source and drain regions in a vertical field effect transistor

Methods, apparatus, and manufacturing system for forming source and drain regions in a vertical field effect transistor

US Patent 10461173 · Granted Oct 29, 2019

Estimated economic value: $31,998,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Global-shutter pixel2025
Pixel with vertical transfer structure for dark current improvement, an image se2025
Central deep trench isolation shift2025
High dynamic range, backside-illuminated, low crosstalk image sensor with walls 2025
Vertical memory devices2025
Vertical memory devices2025
Electro-optical high bandwidth ultrafast differential RAM2025
Distributed synchronous training architecture using stale weights2025
Formation of trench silicide source or drain contacts without gate damage2025
CMOS devices with asymmetrically passivated isolation structure and methods ther2025
Electro-optic frequency transducer using coupled microdisk resonators2025
Image sensor diagonal isolation structures2025