Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple (multi-) level cell (MLC) non-volatile (NV) memory (NVM) matrix circuits for performing matrix computations with multi-bit input vectors

Multiple (multi-) level cell (MLC) non-volatile (NV) memory (NVM) matrix circuits for performing matrix computations with multi-bit input vectors

US Patent 10460817 · Granted Oct 29, 2019

Estimated economic value: $17,058,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electric cleaning equipment for animal2025
Hybrid flop tray including different fin size flip-flops2025
System and method for testing memory device2025
Super pixel architecture for high dynamic range2025
Monolithic three-dimensional (3D) complementary field effect transistor (CFET) c2025
Pulse width modulation and amplitude modulation driving system for display panel2025
Pressure washer handle2025
Pb-free perovskite materials for short wave IR devices2025
Foam cannon for pressure washer2025
Foam lance for pressure washer2025
Compound, display panel, and display device2025
Evaluating visual quality of digital content2025