Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cell layout utilizing boundary cell with mixed poly pitch within integrated circuit

Cell layout utilizing boundary cell with mixed poly pitch within integrated circuit

US Patent 10445453 · Granted Oct 15, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Register with data retention2024
Level converting enable latch2023
Processing circuit using delay element coupled between control terminal and conn2022
Full adder circuits with reduced delay2020
Scan output flip-flops2019
Integrated circuit2019
Integrated circuit2017
Delay cell in a standard cell library2017
Replacement method for scan cell of integrated circuit, skewable scan cell and i2017
Method for designing antenna cell that prevents plasma induced gate dielectric d2015
Antenna cell design to prevent plasma induced gate dielectric damage in semicond2014
Pulse generator2013