Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Feed forward equalizer with power-optimized distributed arithmetic architecture and method

Feed forward equalizer with power-optimized distributed arithmetic architecture and method

US Patent 10432436 · Granted Oct 1, 2019

Estimated economic value: $27,042,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Peak voltage detection circuit with reduced charge loss2025
Thermal stabilization circuit for an optical ring resonator2025
Fully digital, static, true single-phase clock (TSPC) flip-flop2020
Tunable negative bitline write assist and boost attenuation circuit2020
Tunable negative bitline write assist and boost attenuation circuit2020
Feed forward equalizer with power-optimized distributed arithmetic architecture 2020
Feed forward equalizer with power-optimized distributed arithmetic architecture 2020
Low-power scan flip-flop2020
Scoped search engine2019
On-demand feed forward equalizer with distributed arithmetic architecture and me2019
On-demand feed forward equalizer with distributed arithmetic architecture and me2019
Tunable negative bit line write assist and boost attenuation circuit2019