Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bias control circuit with distributed architecture for memory cells

Bias control circuit with distributed architecture for memory cells

US Patent 10424358 · Granted Sep 24, 2019

Estimated economic value: $190,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed sinking circuit control for memory device2020
Bipolar plate intake structure of fuel cell having drainage channels2020
Bipolar plate structure having optimized gas flow channels2020
Memory control circuit with distributed architecture2020
Memory control circuit with distributed architecture2020
Memory control circuit with distributed architecture2020
Duty cycle correction scheme for complementary signals2019
Bulk modulation scheme to reduce I/O pin capacitance2017
Charge pump based over-sampling with uniform step size for current detection2017
Charge pump strength calibration and screening in circuit design2017
Multi-clock generation through phase locked loop (PLL) reference2016
Single ended word line and bit line time constant measurement2016