Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for handling errors in persistent memory

Techniques for handling errors in persistent memory

US Patent 10417070 · Granted Sep 17, 2019

Estimated economic value: $19,673,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sharing memory and I/O services between nodes2025
Uncorrectable memory error prediction2025
Methods and apparatus to perform a pseudo-S3 protocol to update firmware and/or 2025
Methods and apparatus to perform a pseudo-S3 protocol to update firmware and/or 2025
Apparatus and method for detecting and recovering from data fetch errors2025
Modular microcode (uCode) patch method to support runtime persistent update2024
Seamless SMM global driver update base on SMM root of trust2024
Techniques to control system updates and configuration changes via the cloud2024
Techniques to control system updates and configuration changes via the cloud2024
Technologies for providing latency-aware consensus management in a disaggregated2024
Technologies for providing latency-aware consensus management in a disaggregated2024
Update of boot code handlers2024