Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processed wafer of scalable electrical circuits, method for making same, and device comprising scaled electrical circuits

Processed wafer of scalable electrical circuits, method for making same, and device comprising scaled electrical circuits

US Patent 10410975 · Granted Sep 10, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-package die-to-die (D2D) interconnect for memory using universal chiplet inte2025
Method and apparatus for layer-specific LDPC decoding2019
Layer specific LDPC decoder2017
System and method for higher quality log likelihood ratios in LDPC decoding2017
System and method for accumulating soft information in LDPC decoding2016
Memory controller and integrated circuit device for correcting errors in data re2016
System and method for lifetime specific LDPC decoding2016
System and method with reference voltage partitioning for low density parity che2016
Method and apparatus for mapped I/O routing in an interconnect switch2015
Apparatus and method for adjusting a correctable raw bit error rate limit in a m2015
Method of reducing current leakage in a product variant of a semiconductor devic2015
Method of reducing current leakage in a product variant of a semiconductor devic2015